


# Digital Integrated Circuits & Microcontrollers

## Chapter 3. Logic gates



1

## Classification of Digital Circuits

- **Combinational logic circuits.**
  - Output depends only on present input.
- **Sequential circuits.**
  - Output depends on present input and present state of the circuit.

2



## Logic Families

- **Transistor Transistor Logic (TTL)** is one of the most popular and widespread of all logic families.
  - Very high number of SSI and MSI devices available in the market.
  - Several number of sub-families that provide a wide range of speed and power consumption.

3



## Logic Families

- **Sub families:**
  - **74xx** : The original TTL family.
    - These devices had a propagation delay of 10ns and a power consumption of 10mW, and they were introduced in the early 60's.
  - **74Hxx** : High speed.
    - Speed was improved by reducing the internal resistors. Note that this improvement caused an increase in the power consumption.
  - **74Lxx** : Low power.
    - Power consumption was improved by increasing the internal resistances, and the speed decreased.

4



## Logic Families

- **74Sxx** : Schottky.
  - The use of Schottky transistors improved the speed. The power dissipation is less than the 74Hxx sub-family.
- **74LSxx** : Low power Schottky.
  - Uses Schottky transistors to improve speed. High internal resistances improves power consumption.
- **74ASxx** : Advanced Schottky.
  - Twice as fast as 74Sxx with approximately the same power dissipation.

5



## Logic Families

- **74ALSxx** : Advanced Low power Schottky.
  - Lower power consumption and higher speed than 74LSxx .
- **74Fxx** : Fast.
  - Performance is between 74ASxx and 74ALSxx.
- Most TTL sub-families have a corresponding 54-series (military) version, and these series operate in a wider temperature and voltage ranges.

6



## Logic Families

- **Complementary Metal Oxide Semiconductor (CMOS)** replaced TTL devices in the 90's due to advances in the design of MOS circuits made in mid 80's.
- **Advantages:**
  - Operate with a wider range of voltages than any other logic family.
  - Has high noise immunity.
  - Dissipates very low power at low frequencies.
  - It requires an extremely low driving current.
  - High fanout.

7



## Logic Families

- **Disadvantages:**
  - Power consumption increases with frequency.
  - Susceptible to ESD - electro-static discharges.
- **Sub-families:**
  - **40xx** : Original CMOS family.
    - Fairly slow, but it has a low power dissipation.
  - **74HCxx** : High speed CMOS.
    - Better current sinking and sourcing than 40xx. It uses voltage supply between 2 and 6 volts.
    - Higher voltage → higher speed.
    - Lower voltage → lower power consumption.

8



## Logic Families

- **74HCTxx** : High speed CMOS, TTL compatible.
  - Better current sinking and sourcing than 40xx. It uses voltage supply of 5V. Compatible with TTL family.
- **74ACxx** : Advanced CMOS.
  - Very fast. It can source and sink high currents. Not TTL compatible.
- **74ACTxx** : Advanced CMOS, TTL compatible.
  - Same as 74ACxx, but it is compatible with TTL family.
- **74FCTxx** : Fast CMOS, TTL compatible.
  - It is faster and has lower power dissipation than the 74ACxx and 74ACTxx sub-families. Compatible with TTL family.

9



## Logic Families

- Prefixes, to identify the manufacturer.
  - SN : Texas Instrument.
  - MN : Motorola.
  - DM : National
  - N : Signetics
  - P : Intel
  - H : Harris
  - AMD : Advanced Micro Devices
- Suffixes, identifies the packaging.
  - N : Plastic DIP (dual in-line package)
  - P : Plastic DIP
  - J : Ceramic DIP
  - W : Ceramic flat package.
  - D : Plastic 'small outline' package


10

## Logic Circuits

- Several voltage and current levels are of interest when working with logic gates, including:
  - $V_{OL}$  = output voltage when the gate is LOW
  - $V_{OH}$  = output voltage when the gate is HIGH
  - $V_{IL}$  = input voltage when the gate is LOW
  - $V_{IH}$  = input voltage when the gate is HIGH
  - $I_{OL}$  = output current when the gate is LOW
  - $I_{OH}$  = output current when the gate is HIGH
  - $I_{IL}$  = input current when the gate is LOW
  - $I_{IH}$  = input current when the gate is HIGH


11

## Logic Circuits



12

# Example



## 74LL Data Sheet

### SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

DECEMBER 1983—REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain four independent 2-input-NAND gates.

The SN5400, SN54LS00, and SN54S00 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN7400, SN74LS00, and SN74S00 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

SN5400 . . . J PACKAGE  
SN54LS00, SN54S00 . . . J OR W PACKAGE  
SN7400 . . . N PACKAGE  
SN74LS00, SN74S00 . . . D OR N PACKAGE  
(TOP VIEW)



SN5400 . . . W PACKAGE  
(TOP VIEW)



# 74LL Data Sheet

	SN5400			SN7400			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub> High-level input voltage	2			2			V
V <sub>IL</sub> Low-level input voltage	0.8			0.8			V
I <sub>OH</sub> High-level output current	-0.4			-0.4			mA
I <sub>OL</sub> Low-level output current	16			16			mA
T <sub>A</sub> Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST CONDITIONS †	SN5400		SN7400		UNIT		
		MIN	TYP ‡	MAX	MIN		TYP ‡	MAX
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5		-1.5	V	
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -0.4 mA	2.4	3.4		2.4	3.4	V	
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	V
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1		1	mA	
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40		40	μA	
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6		-1.6	mA	
I <sub>OS</sub> §	V <sub>CC</sub> = MAX	-20		-55	-18		-55	mA
I <sub>CCH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V		4	8		4	8	mA
I <sub>CCL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 4.5 V		12	22		12	22	mA

15

## Fanout

$$\text{fanout} = \frac{I_{OL}(\text{max})}{I_{IL}(\text{max})} \quad \text{or} \quad \text{fanout} = \frac{I_{OH}(\text{max})}{I_{IH}(\text{max})}$$

- The number of **standard loads** that the output can drive.
  - the number of standard loads is limited by the amount of input current each load requires as compared to the current that the driving gate can deliver.



16



## Fanout


$$\text{fanout} = \frac{I_{OL}(\text{max})}{I_{IL}(\text{max})} \quad \text{or} \quad \text{fanout} = \frac{I_{OH}(\text{max})}{I_{IH}(\text{max})}$$

- Fanout is much higher for CMOS devices than for TTL devices.
- $I_{IL}$  and  $I_{IH}$  are extremely small for CMOS devices ( $< 1 \mu\text{A}$ ).
- However, the input capacitance of CMOS gates affects propagation delay, so increased fanout results in increased delay.

17

## Propagation Delay







- The time that it takes a gate to switch logic levels
  - $t_{PLH}$  = propagation delay when the OUTPUT switches from LOW to HIGH
  - $t_{PHL}$  = propagation delay when the OUTPUT switches from HIGH to LOW
  - $t_D$  = the maximum of  $t_{PHL}$  and  $t_{PLH}$



18



# Propagation Delay

- Fanout affects propagation delay for CMOS gates.
  - the delay (in ns) for a 2-input NAND is
 
$$t_D = 0.05 + 0.014 \times SL$$
 where SL is the number of **standard loads**.



Cell Name	Cell Schematic	Normalized Area	Typical Input Load	Typical Input-to-Output Delay	Basic Function Templates
Inverter		1.00	1.00	0.04 + 0.012 × SL	
2NAND		1.25	1.00	0.05 + 0.014 × SL	
3NAND		1.50	1.00	0.06 + 0.017 × SL	

19

## NMOS - ON when Switch Input is High





### Switch Model





20

## PMOS - ON when Switch Input is Low




**Switch Model**




21

## The CMOS Inverter




**Truth Table**


IN	OUT
0	1
1	0



**Rail-to-rail swing (LV to VDD)**







**Switch Model**





22

## Common Logic Gates

Gate	Symbol	Truth-Table	Expression															
NAND		<table border="1"> <thead> <tr><th>X</th><th>Y</th><th>Z</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	X	Y	Z	0	0	1	0	1	1	1	0	1	1	1	0	$Z = \overline{X \cdot Y}$
X	Y	Z																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
AND		<table border="1"> <thead> <tr><th>X</th><th>Y</th><th>Z</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	X	Y	Z	0	0	0	0	1	0	1	0	0	1	1	1	$Z = X \cdot Y$
X	Y	Z																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
NOR		<table border="1"> <thead> <tr><th>X</th><th>Y</th><th>Z</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	X	Y	Z	0	0	1	0	1	0	1	0	0	1	1	0	$Z = \overline{X + Y}$
X	Y	Z																
0	0	1																
0	1	0																
1	0	0																
1	1	0																
OR		<table border="1"> <thead> <tr><th>X</th><th>Y</th><th>Z</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	X	Y	Z	0	0	0	0	1	1	1	0	1	1	1	1	$Z = X + Y$
X	Y	Z																
0	0	0																
0	1	1																
1	0	1																
1	1	1																


23

## Common Logic Gates

XOR ( $X \oplus Y$ )		<table border="1"> <thead> <tr><th>X</th><th>Y</th><th>Z</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	X	Y	Z	0	0	0	0	1	1	1	0	1	1	1	0	$Z = X\bar{Y} + \bar{X}Y$ X or Y but not both ("inequality", "difference")
X	Y	Z																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
XNOR ( $\overline{X \oplus Y}$ )		<table border="1"> <thead> <tr><th>X</th><th>Y</th><th>Z</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	X	Y	Z	0	0	1	0	1	0	1	0	0	1	1	1	$Z = \overline{X\bar{Y}} + \bar{X}Y$ X and Y the same ("equality")
X	Y	Z																
0	0	1																
0	1	0																
1	0	0																
1	1	1																

24

## Static CMOS





- **The complementary operation of a CMOS gate**
  - The nMOS network (PDN) is on and the pMOS network (PUN) is off
  - The pMOS network is on and the nMOS network is off.

25

## NMOS Series/Parallel Connection

- Transistors can be thought as a switch controlled by its gate signal
- NMOS switch closes when switch control input is HIGH





**NMOS Transistors pass a “strong” L but a “weak” H**

26

# PMOS Series/Parallel Connection

- PMOS switch closes when switch control input is LOW





PMOS Transistors pass a “strong” H but a “weak” L

# The NAND Gate

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate




PDN:  $G = A \cdot B \Rightarrow$  Conduction to GND  
 PUN:  $F = \overline{A + B} = \overline{A \cdot B} \Rightarrow$  Conduction to  $V_{DD}$   
 $G(In_1, In_2, In_3, \dots) \equiv F(\overline{In_1}, \overline{In_2}, \overline{In_3}, \dots)$

# The NOR Gate

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0


Truth Table of a 2 input NOR gate



# Inverter with more inputs gates


## ■ NAND gate

A	B	X
0	1	1
1	1	0



## ■ NOR gate

A	B	X
0	0	1
1	0	0



# Enable/Disable Circuits


## ■ AND gate



## ■ NAND gate



# Example using the OR gate







## Examples using the XOR gate

### ■ Parity generator

XOR  
( $X \oplus Y$ )



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0



33


## Examples using the XOR gate

### ■ Parity checker

XOR  
( $X \oplus Y$ )




X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0



34

## Merging & Inversion Circuits


- OR gate performs signal merging function



35

## Merging & Inversion Circuits

- XOR gate performs selectable inversion function




36


# Boolean Algebra

## Commutative Laws

$$A + B = B + A$$




$$A \cdot B = B \cdot A$$




# Boolean Algebra

## Associative Laws

$$A + (B + C) = (A + B) + C$$



$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$




# Boolean Algebra

## ■ Distributive Laws


$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$A (B + C) = A B + A C$$




# Rules of Boolean Algebra

## ■ $A + 0 = A$




A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

## ■ $A + 1 = 1$




## Rules of Boolean Algebra

### ■ $A \cdot 0 = 0$



A	B	X
0	0	0
0	1	0
1	0	0
1	1	1


### ■ $A \cdot 1 = A$



41


## Rules of Boolean Algebra

### ■ $A + A = A$



A	B	X
0	0	0
0	1	1
1	0	1
1	1	1


### ■ $A + \bar{A} = 1$



42


## Rules of Boolean Algebra

### ■ $A \cdot A = A$



A	B	X
0	0	0
0	1	0
1	0	0
1	1	1


### ■ $A \cdot \bar{A} = 0$



43

## Rules of Boolean Algebra

### ■ $\overline{\bar{A}} = A$



### ■ $A + AB = A$

A	B	AB	A + AB
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1

↑ equal ↑


44

## Rules of Boolean Algebra

■  $A + \bar{A}B = A + B$

A	B	$\bar{A}B$	$A + \bar{A}B$	$A + B$
0	0	0	0	0
0	1	1	1	1
1	0	0	1	1
1	1	0	1	1


↑ equal ↑



■  $(A + B)(A + C) = A + BC$

A	B	C	$A + B$	$A + C$	$(A + B)(A + C)$	$BC$	$A + BC$
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	1	1	1	1
1	0	0	1	1	1	0	1
1	0	1	1	1	1	0	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

↑ equal ↑



45

## Examples

■  $y = A\bar{B}D + A\bar{B}\bar{D}$

$$y = A\bar{B}$$

■  $z = (\bar{A} + B)(A + B)$

$$z = B$$

■  $x = ACD + \bar{A}BCD$

$$x = ACD + BCD$$

## DeMorgan's Theorems

- Theorem 1

- $\overline{(x + y)} = \bar{x} \cdot \bar{y}$

- Theorem 2

- $\overline{(x \cdot y)} = \bar{x} + \bar{y}$

Remember:

“Break the bar,  
change the operator”

- DeMorgan's theorem is very useful in digital circuit design

- It allows **ANDs to be exchanged with ORs by using invertors**

47

## DeMorgan's Theorems

- Examples:

- $$F = \overline{X \cdot Y + P \cdot Q}$$
$$= \bar{X} + \bar{Y} + \bar{P} + \bar{Q}$$

2 NAND plus 1 OR

1 OR with some input invertors



- $$Z = \overline{(\bar{A} + C) \cdot (B + \bar{D})}$$
$$= A\bar{C} + \bar{B}D$$

48





# DeMorgan's Theorems

## Examples:




# DeMorgan's Theorems

## Examples:




# DeMorgan's Theorems


## Examples:




# Universality of NAND gates




# Universality of NOR gate



(a)




INVERTER




(b)



OR



(c)



AND